Exploring Large-Scale CMP Architectures Using ManySim

Authors:
Li Zhao;Ravi Iyer;Jaideep Moses;Ramesh Illikkal;Srihari Makineni;Don Newell
Affiliations:
Systems Technology Lab, Intel Corporation;Systems Technology Lab, Intel Corporation;Systems Technology Lab, Intel Corporation;Systems Technology Lab, Intel Corporation;Systems Technology Lab, Intel Corporation;Systems Technology Lab, Intel Corporation
Venue:
IEEE Micro
Year:
2007

Citing 14
Cited 7

The case for a single-chip multiprocessor

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
Asim: A Performance Model Framework

Computer
Microarchitectural exploration with Liberty

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
CQoS: a framework for enabling QoS in shared caches of CMP platforms

Proceedings of the 18th annual international conference on Supercomputing
ASPEN: Towards Effective Simulation of Threads and Engines in Evolving Platforms

MASCOTS '04 Proceedings of the The IEEE Computer Society's 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems
Intel Virtualization Technology

Computer
Niagara: A 32-Way Multithreaded Sparc Processor

IEEE Micro
Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors

Proceedings of the 32nd annual international symposium on Computer Architecture
Optimizing Replication, Communication, and Capacity Allocation in CMPs

Proceedings of the 32nd annual international symposium on Computer Architecture
Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling

Proceedings of the 32nd annual international symposium on Computer Architecture
High-Performance Throughput Computing

IEEE Micro
Performance/Watt: the new server focus

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05
Exploring the cache design space for large scale CMPs

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05

How to simulate 1000 cores

ACM SIGARCH Computer Architecture News
NCID: a non-inclusive cache, inclusive directory architecture for flexible and efficient cache hierarchies

Proceedings of the 7th ACM international conference on Computing frontiers
Cost-effectively offering private buffers in SoCs and CMPs

Proceedings of the international conference on Supercomputing
Kismet: parallel speedup estimates for serial programs

Proceedings of the 2011 ACM international conference on Object oriented programming systems languages and applications
Reducing L1 caches power by exploiting software semantics

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Towards energy-proportional datacenter memory with mobile DRAM

Proceedings of the 39th Annual International Symposium on Computer Architecture
Exploiting semantics of virtual memory to improve the efficiency of the on-chip memory system

Euro-Par'12 Proceedings of the 18th international conference on Parallel Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Building a large-scale CMP platform requires a deep investigation of core performance impact, cache hierarchy implications, and on-die and off-die bandwidth requirements. Fundamental challenges in such an evaluation are simulation speed and flexibility. ManySim, a trace-based simulation infrastructure, provides first-order architectural insights into LCMP platforms' performance potential and scalability bottlenecks.