Architecture for VLSI Design of Reed-Solomon Decoders

Authors:
Kuang Yung Liu
Affiliations:
Jet Propulsion Laboratory, California Institute of Technology
Venue:
IEEE Transactions on Computers
Year:
1984

Citing 3
Cited 1

Information Theory and Reliable Communication

Information Theory and Reliable Communication
Architecture for VLSI Design of Reed-Solomon Encoders

IEEE Transactions on Computers
A Cellular-Array Multiplier for GF(2m)

IEEE Transactions on Computers

A novel MPEG audio degrouping algorithm and its architecture design

EURASIP Journal on Audio, Speech, and Music Processing

Quantified Score

Hi-index	14.98

Visualization

Abstract

In this paper, the known decoding procedures for Reed-Solomon (RS) codes are modified to obtain a repetitive and recursive decoding technique which is suitable for VLSI implementation and pipelining. The chip architectures of two basic building blocks for VLSI RS decoder systems are then presented. It is shown that a VLSI RS decoder has the potential advantage of achieving a high decoding speed through parallel-pipeline processing.