Active messages: a mechanism for integrated communication and computation
ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
U-Net: a user-level network interface for parallel and distributed computing
SOSP '95 Proceedings of the fifteenth ACM symposium on Operating systems principles
High performance messaging on workstations: Illinois fast messages (FM) for Myrinet
Supercomputing '95 Proceedings of the 1995 ACM/IEEE conference on Supercomputing
Effects of communication latency, overhead, and bandwidth in a cluster architecture
Proceedings of the 24th annual international symposium on Computer architecture
RHINET-2/SW: A high-throughput, compact network-switch using 8.8-Gbit/s optical interconnection
New Generation Computing - Special issue on real world computing project
PM2: a high performance communication middleware for heterogeneous network environments
Proceedings of the 2000 ACM/IEEE conference on Supercomputing
SETI@home: an experiment in public-resource computing
Communications of the ACM
Performance Evaluation of the Quadrics Interconnection Network
Cluster Computing
Messaging on Gigabit Ethernet: Some Experiments with GAMMA and Other Systems
IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium
The Anatomy of the Grid: Enabling Scalable Virtual Organizations
CCGRID '01 Proceedings of the 1st International Symposium on Cluster Computing and the Grid
CCGRID '03 Proceedings of the 3st International Symposium on Cluster Computing and the Grid
On-the-fly Sending: A Low Latency High Bandwidth Message Transfer Mechanism
ISPAN '00 Proceedings of the 2000 International Symposium on Parallel Architectures, Algorithms and Networks
RHiNET: A Network for High Performance Parallel Computing Using Locally Distributed Computers
IWIA '99 Proceedings of the 1999 International Workshop on Innovative Architecture
The Quadrics Network (QsNet): High-Performance Clustering Technology
HOTI '01 Proceedings of the The Ninth Symposium on High Performance Interconnects
Pin-down Cache: A Virtual Memory Management Technique for Zero-copy Communication
IPPS '98 Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium
Optimizing 10-Gigabit Ethernet for Networks of Workstations, Clusters, and Grids: A Case Study
Proceedings of the 2003 ACM/IEEE conference on Supercomputing
Performance Evaluation of Deterministic Routings, Multicasts, and Topologies on RHiNET-2 Cluster
IEEE Transactions on Parallel and Distributed Systems
Performance Characterization of a 10-Gigabit Ethernet TOE
HOTI '05 Proceedings of the 13th Symposium on High Performance Interconnects
Preliminary Evaluation of a FPGA-Based-Prototype of DIMMnet-2 Network Interface
IWIA '05 Proceedings of the Innovative Architecture on Future Generation High-Performance Processors and Systems
Cheating the I/O bottleneck: network storage with Trapeze/Myrinet
ATEC '98 Proceedings of the annual conference on USENIX Annual Technical Conference
| Hi-index | 0.00 |
In this paper, “Martini,” a network interface controller chip for our original network called RHiNET is described. Martini is designed to provide high-bandwidth and low-latency communication with small overhead. To obtain high performance communication, protected user-level zero-copy RDMA communication functions are completely implemented by a hardwired logic. Also, to reduce the communication latency efficiently, we have proposed PIO-based communication mechanisms called “On-the-fly (OTF)” and have implemented them on Martini. The evaluation results show that Martini connected to a 64bit/66MHz PCI-bus achieves 470MByte/s maximum bidirectional bandwidth and 1.74 μsec minimum latency on host-to-host memory copying.