On-Line Dynamic Voltage Scaling on Processor with Discrete Frequency and Voltage Levels

  • Authors:
  • Min-Sik Gong;Yeong Rak Seong;Cheol-Hoon Lee

  • Affiliations:
  • -;-;-

  • Venue:
  • ICCIT '07 Proceedings of the 2007 International Conference on Convergence Information Technology
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

The processors supporting the dynamic voltage scaling, called by DVS, have a feature that practically operates with discrete frequency and voltage levels. Almost of DVS algo- rithms select the smallest frequency level greater than the computed ideal level. Thus the system wastes a computa- tional resource due to under-utilization. In this paper, we present an approach that the task executes its job under two adjacent discrete frequency levels, if possible, instead of the scaling factor computed by On-Line Dynamic Voltage Scaling(OLDVS)[1] under the ideal level. This approach combines discrete DVS feature with OLDVS. So, each task can divide the given time budgets into two parts. Then the task executes its job at the lower frequency/voltage level in the first part. If the task does not complete until the end of the first part, then the scheduler increases the frequency to complete the remaining computation load with the remain- ing time budgets. Therefore, it can achieve more energy savings than the original OLDVS while simultaneously pre- serving timeliness guarantees made by real-time schedul- ing. Simulation results show that OLDVS* provides up to 20% of additional energy savings for Intel PXA250[18] which has four discrete frequency/voltage levels.