Hacker's Delight
XML parsing: a threat to database performance
CIKM '03 Proceedings of the twelfth international conference on Information and knowledge management
XML screamer: an integrated approach to high performance XML parsing, validation and deserialization
Proceedings of the 15th international conference on World Wide Web
On the Problem of Coupling Java Algorithms and XML Parsers (Invited Paper)
DEXA '06 Proceedings of the 17th International Conference on Database and Expert Systems Applications
High performance XML parsing using parallel bit stream technology
CASCON '08 Proceedings of the 2008 conference of the center for advanced studies on collaborative research: meeting of minds
Proceedings of the 14th international conference on Architectural support for programming languages and operating systems
High-performance regular expression scanning on the Cell/B.E. processor
Proceedings of the 23rd international conference on Supercomputing
Parallel scanning with bitstream addition: an XML case study
Euro-Par'11 Proceedings of the 17th international conference on Parallel processing - Volume Part II
| Hi-index | 0.00 |
High performance SIMD text processing using the method of parallel bit streams is introduced with a case study of UTF-8 to UTF-16 transcoding. A forward transform converts byte-oriented character stream data into eight parallel bit streams. Decoding, validation and computation of UTF-8 indexed UTF-16 bit streams are performed using bit-parallel logic and shifting operations. Conversion from UTF-8 indexing to UTF-16 indexing is performed using parallel bit deletion. The inverse transform is applied to yield high and low UTF-16 byte streams which are then merged. Combined with optimization techniques for blocks of ASCII data, speed-ups of 3 to 25 times are achieved on commodity processors compared with optimized byte-at-a-time code. Further applications of the method of parallel bit streams to bulk text processing applications are briefly discussed along with future prospects for the combination of intraregister and intrachip parallelism on multicore processors.