Design and analysis of packet synchronizer in dual-mode DSSS/OFDM wireless systems

  • Authors:
  • Jin-Hwa Guo;Jui-Yuan Yu;Terng-Yin Hsu

  • Affiliations:
  • Department of Computer Science and Information Engineering, National Chiao-Tung University, Hsinchu City, Taiwan, R.O.C;Department of Computer Science and Information Engineering, National Chiao-Tung University, Hsinchu City, Taiwan, R.O.C;Department of Computer Science and Information Engineering, National Chiao-Tung University, Hsinchu City, Taiwan, R.O.C

  • Venue:
  • EHAC'05 Proceedings of the 4th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communications
  • Year:
  • 2005

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this paper, a packet detection algorithm for the coexistence of dual DSSS/OFDM system; and an algorithm for OFDM symbol timing estimation are proposed. Using only one pair of ADCs with dynamic sampling, the preamble based packet synchronizer can successfully detect both DSSS/OFDM systems while achieving low-power consumption. From simulation results, the false alarm rate can be less than 10-3 under SNR = 1.2 dB and SNR = 3.2 dB with respect to DSSS and OFDM wireless systems.