Optimization strategies for a java virtual machine interpreter on the cell broadband engine

Authors:
Kevin Williams;Albert Noll;Andreas Gal;David Gregg
Affiliations:
Trinity College Dublin, Dublin, Ireland;ETH Zurich, Zurich, Switzerland;University of California, Irvine, Irvine, CA, USA;Trinity College Dublin, Dublin, Ireland
Venue:
Proceedings of the 5th conference on Computing frontiers
Year:
2008

Citing 10
Cited 1

Stack caching for interpreters

PLDI '95 Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation
Threaded code

Communications of the ACM
Techniques for obtaining high performance in Java programs

ACM Computing Surveys (CSUR)
Java Virtual Machine Specification

Java Virtual Machine Specification
Bytecode fetch optimization for a Java interpreter

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Branch Effect Reduction Techniques

Computer
Optimizing Compiler for the CELL Processor

Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques
The potential of the cell processor for scientific computing

Proceedings of the 3rd conference on Computing frontiers
Introduction to the cell multiprocessor

IBM Journal of Research and Development - POWER5 and packaging
Optimizing indirect branch prediction accuracy in virtual machine interpreters

ACM Transactions on Programming Languages and Systems (TOPLAS)

The architecture of the DecentVM: towards a decentralized virtual machine for many-core computing

Virtual Machines and Intermediate Languages

Quantified Score

Hi-index	0.00

Visualization

Abstract

Virtual machines (VMs) such as the Java VM are a popular format for running architecture-neutral code in a managed runtime. Such VMs are typically implemented using a combination of interpretation and just-in-time compilation (JIT). A significant challenge for the portability of VM code is the growing popularity of multi-core architectures with specialized processing cores aimed at computation-intensive applications such as media processing. Such cores differ greatly in architectural design compared to traditional desktop processors. One such processing core is the Cell Broadband Engine's (Cell BE) Synergistic Processing Element (SPE). An SPE is a light weight VLIW processor core with a SIMD vector instruction set. In this paper we investigate some popular interpreter optimizations and introduce new optimizations exploiting the special hardware properties offered by the Cell BE's SPE