Algorithm and Software Optimization of Variable Block Size Motion Estimation for H.264/AVC on a VLIW---SIMD DSP

Authors:
Wonchul Lee;Hyojin Choi;Wonyong Sung
Affiliations:
School of Electrical Engineering, Seoul National University, Seoul, South Korea 151-742;School of Electrical Engineering, Seoul National University, Seoul, South Korea 151-742;School of Electrical Engineering, Seoul National University, Seoul, South Korea 151-742
Venue:
Journal of Signal Processing Systems
Year:
2008

Citing 4
Cited 1

Complexity-Distortion Tradeoffs in Vector Matching based on Probabilistic Partial Distance Techniques

DCC '99 Proceedings of the Conference on Data Compression
A novel four-step search algorithm for fast block motion estimation

IEEE Transactions on Circuits and Systems for Video Technology
Overview of the H.264/AVC video coding standard

IEEE Transactions on Circuits and Systems for Video Technology
Fast Variable Block Size Motion Estimation for H.264 Using Likelihood and Correlation of Motion Field

IEEE Transactions on Circuits and Systems for Video Technology

An approximate method for filtering out data dependencies with a sufficiently large distance between memory references

The Journal of Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

We implemented the H.264/AVC variable block size motion estimation (VBSME) using a very long instruction word (VLIW)---single instruction multiple data (SIMD) digital signal processor (DSP). The SAD_Reuse method which has a regular structure is chosen for VBSME not only to remove redundant sum of absolute difference (SAD) operations but also to utilize the instruction level parallelism (ILP) and data level parallelism (DLP) of the architecture. A fast mode decision algorithm is developed to reduce the number of `compare and update' operations and simplify the rate distortion optimization (RDO). The developed fast mode decision uses the difference of motion vectors and the maximum a posteriori (MAP) estimation of the rate-distortion costs. Several advanced software techniques that include software pipelining and packed-data processing are employed. Especially, memory access overhead reduction schemes including the multi-block processing and the inter-procedural scheduling are used for the software optimization. In order to reduce the `write buffer full' in the quarter pixel ME, a 4 bit quantization scheme is developed, which increases the number of arithmetic operations but decreases the stall cycles very much. The implemented variable block size ME for H.264/AVC requires an average of 9 M and 78 Mcycles per frame for QCIF and CIF size video sequences, respectively, in the TMS320C64x DSP architecture.