Hardware acceleration for full-wave analysis of integrated circuits

Authors:
John R. Humphrey;Michael R. Bodnar;Eric J. Kelmelis;James P. Durbano
Affiliations:
Accelerated Computing Division, EM Photonics, Inc., Newark, DE;Accelerated Computing Division, EM Photonics, Inc., Newark, DE;Accelerated Computing Division, EM Photonics, Inc., Newark, DE;Accelerated Computing Division, EM Photonics, Inc., Newark, DE
Venue:
MATH'06 Proceedings of the 10th WSEAS International Conference on APPLIED MATHEMATICS
Year:
2006

Citing 2
Cited 0

IES3: Efficient Electrostatic and Electromagnetic Simulation

IEEE Computational Science & Engineering
Oct-tree-based multilevel low-rank decomposition algorithm for rapid 3-D parasitic extraction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

As circuit speeds increase and sizes decrease, lumped sum and quasi-static methods become inaccurate and rigorous analysis via the Method of Moments is then required to achieve accurate results. Unfortunately, this requires the solution of a large, dense matrix. Despite algorithmic advances, there is still a need for solving the system in less time. To this end, we have developed a prototype solver that implements a state-of-the-art algorithm in an accelerated hardware environment. In this paper, we examine our progress to date, which consists of the development of a matrix-vector-multiply unit, the key component of the design.