Digital IIR integrator design using recursive Romberg integration rule and fractional sample delay

Authors:
Chien-Cheng Tseng;Su-Ling Lee
Affiliations:
Department of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung, Taiwan;Department of Computer Science and Information Engineering, Chung Jung Christian University, Tainan, Taiwan
Venue:
Signal Processing
Year:
2008

Citing 6
Cited 2

Romberg integration using systolic arrays

Parallel Computing
Numerical Methods Using MATLAB

Numerical Methods Using MATLAB
Design of FIR and IIR fractional order Simpson digital integrators

Signal Processing
Weighted-Least-Squares Design of Variable Fractional-Delay FIR Filters Using Coefficient Symmetry

IEEE Transactions on Signal Processing
SVD-based design and new structures for variable fractional-delay digital filters

IEEE Transactions on Signal Processing
On focusing matrices for wide-band array processing

IEEE Transactions on Signal Processing

A frequency domain proof for the equivalence of the maximally flat FIR fractional delay filter and the Lagrange interpolator

Digital Signal Processing
Design of fractional delay filter, differintegrator, fractional Hilbert transformer, and differentiator in time domain with Peano kernel

IEEE Transactions on Circuits and Systems Part I: Regular Papers

Quantified Score

Hi-index	0.08

Visualization

Abstract

In this paper, a digital IIR integrator design based on the recursive Romberg integration rule and the fractional sample delay is investigated. Starting with trapezoidal integrators, the approximation error of the frequency response of digital integrators can be reduced recursively by using the Romberg rule. Although the proposed IIR digital integrators involve the implementation of the fractional sample delay, this problem is easily solved by applying the well-documented design techniques of the FIR Lagrange and IIR allpass fractional delay filters. These techniques lead to the transfer function of the IIR Romberg integrator without using the fractional sample delay. Several design examples are presented in order to demonstrate the effectiveness of the proposed method.