Single-objective front optimization: application to rf circuit design

Authors:
E. J. Solteiro Pires;Luís Mendes;P. B. de Moura Oliveira;J. A. Tenreiro Machado;N. M. Fonseca Ferreira;João Vaz;Maria Rosário
Affiliations:
UTAD University, Vila Real, Portugal;Inst. Politécnico de Leiria, Leiria, Portugal;UTAD University, Vila Real, Portugal;Inst. Superior de Engenharia do Porto, Porto, Portugal;Inst. Superior de Engenharia de Coimbra, Coimbra, Portugal;Inst. Superior Técnico, Lisboa, Portugal;Inst. Superior Técnico, Lisboa, Portugal
Venue:
Proceedings of the 10th annual conference on Genetic and evolutionary computation
Year:
2008

Citing 3
Cited 1

Multi-Objective Optimization Using Evolutionary Algorithms

Multi-Objective Optimization Using Evolutionary Algorithms
Archiving With Guaranteed Convergence And Diversity In Multi-objective Optimization

GECCO '02 Proceedings of the Genetic and Evolutionary Computation Conference
Multi-objective maximin sorting scheme

EMO'05 Proceedings of the Third international conference on Evolutionary Multi-Criterion Optimization

Design of Radio-Frequency Integrated CMOS Discrete Tuning Varactors Using the Particle Swarm Optimization Algorithm

IWANN '09 Proceedings of the 10th International Work-Conference on Artificial Neural Networks: Part II: Distributed Computing, Artificial Intelligence, Bioinformatics, Soft Computing, and Ambient Assisted Living

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a new algorithm which promotes well distributed non-dominated fronts in the parameters space when a single-objective function is optimized. This lgorithm is based on µ-dominance concept and maxmin sorting scheme. Besides that, the paper also presents the results of the algorithm when it is used in the automated synthesis of optimum performance CMOS radio-frequency and microwave binary-weighted differential switched capacitor arrays (RFDSCAs). The genetic synthesis tool optimizes a fitness function which is based on the performance parameter of the RFDSCAs. To validate the proposed design methodology, a CMOS RFDSCA is synthesized, using a 0.25 ¼m BiCMOS technology.