Hardware/Software Partitioning of Core-Based Systems Using Pulse Coupled Neural Networks

Authors:
Zhengwei Chang;Guangze Xiong
Affiliations:
School of Computer Science and Engineering, University of Electronic Science and Technology of China, Chengdu 610054, P.R. China;School of Computer Science and Engineering, University of Electronic Science and Technology of China, Chengdu 610054, P.R. China
Venue:
ISNN '07 Proceedings of the 4th international symposium on Neural Networks: Advances in Neural Networks, Part III
Year:
2007

Citing 4
Cited 0

A Decade of Hardware/Software Codesign

Computer
Hardware Software Partitioning Using Genetic Algorithm

VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
PCNN models and applications

IEEE Transactions on Neural Networks
Finding the shortest path in the shortest time using PCNN's

IEEE Transactions on Neural Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

Hardware/software partitioning of System-on-chip (SoC partitioning) has a significant effect on the cost and performance of the SoC. Given an embedded system specification and an available core library, the goal of low power SoC partitioning is to select appropriate intellectual-property (IP) cores or software components for the SoC, such that the power consumption of the SoC is minimized under price and timing constraints. SoC partitioning is first formulated to the constrained single-pair shortest-path problem in a directed, weighted graph, and then a novel discrete pulse coupled neural network (PCNN) approach is proposed to get the optimal solution. Autowaves in PCNN are designed specially to meet the constraints and find the optimal path in the constructed graph. Experimental results are given to demonstrate the feasibility and effectiveness of the proposed method.