Parallel Quantum Computer Simulation on the CUDA Architecture

Authors:
Eladio Gutierrez;Sergio Romero;Maria A. Trenas;Emilio L. Zapata
Affiliations:
Department of Computer Architecture, University of Malaga, Malaga, Spain 29071;Department of Computer Architecture, University of Malaga, Malaga, Spain 29071;Department of Computer Architecture, University of Malaga, Malaga, Spain 29071;Department of Computer Architecture, University of Malaga, Malaga, Spain 29071
Venue:
ICCS '08 Proceedings of the 8th international conference on Computational Science, Part I
Year:
2008

Citing 5
Cited 0

A fast quantum mechanical algorithm for database search

STOC '96 Proceedings of the twenty-eighth annual ACM symposium on Theory of computing
General-Purpose Parallel Simulator for Quantum Computing

UMC '02 Proceedings of the Third International Conference on Unconventional Models of Computation
Using HDLs for describing quantum circuits: a framework for efficient quantum algorithm simulation

Proceedings of the 1st conference on Computing frontiers
Algorithms for quantum computation: discrete logarithms and factoring

SFCS '94 Proceedings of the 35th Annual Symposium on Foundations of Computer Science
Quantum Computation and Quantum Information: 10th Anniversary Edition

Quantum Computation and Quantum Information: 10th Anniversary Edition

Quantified Score

Hi-index	0.00

Visualization

Abstract

Due to their increasing computational power, modern graphics processing architectures are becoming more and more popular for general purpose applications with high performance demands. This is the case of quantum computer simulation, a problem with high computational requirements both in memory and processing power. When dealing with such simulations, multiprocessor architectures are an almost obliged tool. In this paper we explore the use of the new graphics processor architecture NVIDIA CUDA in the simulation of some basic quantum computing operations. This new architecture is oriented towards a more general exploitation of the graphics platform, allowing to use it as a parallel SIMD multiprocessor. In this direction, some implementation strategies are proposed, showing that the effectiveness of the codes is subject to a right exploitation of the underlying memory hierarchy.