High Level Loop Transformations for Systematic Signal Processing Embedded Applications

Authors:
Calin Glitia;Pierre Boulet
Affiliations:
Laboratoire d'Informatique Fondamentale de Lille, Université des Sciences et Technologies de Lille INRIA Lille - Nord Europe, Villeneuve d'Ascq Cedex, France 59655;Laboratoire d'Informatique Fondamentale de Lille, Université des Sciences et Technologies de Lille INRIA Lille - Nord Europe, Villeneuve d'Ascq Cedex, France 59655
Venue:
SAMOS '08 Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Year:
2008

Citing 1
Cited 3

Projection of the Array-OL Specification Language onto the Kahn Process Network Computation Model

ISPAN '05 Proceedings of the 8th International Symposium on Parallel Architectures,Algorithms and Networks

Architecture exploration for efficient data transfer and storage in data-parallel applications

EuroPar'10 Proceedings of the 16th international Euro-Par conference on Parallel processing: Part I
Repetitive model refactoring strategy for the design space exploration of intensive signal processing applications

Journal of Systems Architecture: the EUROMICRO Journal
A Model-Driven Design Framework for Massively Parallel Embedded Systems

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Array OL specification model is a mixed graphical-textual language designed to model multidimensional intensive signal processing applications.Data and task parallelism are specified directly in the model. High level transformations are defined on this model, allowing the refactoring of an application and furthermore providing directions for optimization. The resemblances between with the wide-known and used Loop transformationslead us to try taking concepts and results from this domain and see how they fit in Array OL context.