The Ravenscar tasking profile for high integrity real-time programs
Proceedings of the 1998 annual ACM SIGAda international conference on Ada
Bandera: extracting finite-state models from Java source code
Proceedings of the 22nd international conference on Software engineering
Real-Time Systems and Programming Languages: ADA 95, Real-Time Java, and Real-Time POSIX
Real-Time Systems and Programming Languages: ADA 95, Real-Time Java, and Real-Time POSIX
Ravenscar-Java: a high integrity profile for real-time Java
JGI '02 Proceedings of the 2002 joint ACM-ISCOPE conference on Java Grande
A generic approach to schedulability analysis of real-time tasks
Nordic Journal of Computing
Schedulability analysis of fixed-priority systems using timed automata
Theoretical Computer Science - Tools and algorithms for the construction and analysis of systems (TACAS 2003)
Provably correct loops bounds for realtime Java programs
JTRES '06 Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems
WCET analysis for a Java processor
JTRES '06 Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems
A Profile for Safety Critical Java
ISORC '07 Proceedings of the 10th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing
Model checking real time java using java pathfinder
ATVA'05 Proceedings of the Third international conference on Automated Technology for Verification and Analysis
Time-predictable computer architecture
EURASIP Journal on Embedded Systems - FPGA supercomputing platforms, architectures, and techniques for accelerating computationally complex algorithms
A predictable Java profile: rationale and implementations
Proceedings of the 7th International Workshop on Java Technologies for Real-Time and Embedded Systems
Cross-profiling for Java processors
Software—Practice & Experience
Worst-case execution time analysis for a Java processor
Software—Practice & Experience
Schedulability analysis for Java finalizers
Proceedings of the 8th International Workshop on Java Technologies for Real-Time and Embedded Systems
Schedulability analysis using Uppaal: Herschel-Planck case study
ISoLA'10 Proceedings of the 4th international conference on Leveraging applications of formal methods, verification, and validation - Volume Part II
A method for detecting unusual defects in enterprise system using model checking techniques
SEPADS'11 Proceedings of the 10th WSEAS international conference on Software engineering, parallel and distributed systems
WCET analysis of Java bytecode featuring common execution environments
Proceedings of the 9th International Workshop on Java Technologies for Real-Time and Embedded Systems
About 15 years of real-time Java
Proceedings of the 10th International Workshop on Java Technologies for Real-time and Embedded Systems
Towards harnessing theories through tool support for hard real-time Java programming
Innovations in Systems and Software Engineering
TetaSARTS: a tool for modular timing analysis of safety critical Java systems
Proceedings of the 11th International Workshop on Java Technologies for Real-time and Embedded Systems
Hi-index | 0.00 |
In this paper, we present a novel approach to schedulability analysis of Safety Critical Hard Real-Time Java programs. The approach is based on a translation of programs, written in the Safety Critical Java profile introduced in [21] for the Java Optimized Processor [18], to timed automata models verifiable by the Uppaal model checker [23]. Schedulability analysis is reduced to a simple reachability question, checking for deadlock freedom. Model-based schedulability analysis has been developed by Amnell et al. [2], but has so far only been applied to high level specifications, not actual implementations in a programming language. Experiments show that model-based schedulability analysis can result in a more accurate analysis than possible with traditional approaches, thus systems deemed non-schedulable by traditional approaches may in fact be schedulable, as detected by our analysis. Our approach has been implemented in a tool, named SARTS, successfully used to verify the schedulability of a real-time sorting machine consisting of two periodic and two sporadic tasks. SARTS has also been applied on a number of smaller examples to investigate properties of our approach.