OpenMP-based parallelization on an MPCore multiprocessor platform - A performance and power analysis

  • Authors:

  • H. Blume;J. von Livonius;L. Rotenberg;T. G. Noll;H. Bothe;J. Brakensiek

  • Affiliations:

  • Chair for Electrical Engineering and Computer Systems, RWTH Aachen University, Schinkelstraíe 2, 52062 Aachen, Germany;Chair for Electrical Engineering and Computer Systems, RWTH Aachen University, Schinkelstraíe 2, 52062 Aachen, Germany;Chair for Electrical Engineering and Computer Systems, RWTH Aachen University, Schinkelstraíe 2, 52062 Aachen, Germany;Chair for Electrical Engineering and Computer Systems, RWTH Aachen University, Schinkelstraíe 2, 52062 Aachen, Germany;Nokia Research Center, Meesmannstr. 103, 44807 Bochum, Germany;Nokia Research Center, Meesmannstr. 103, 44807 Bochum, Germany

  • Venue:
  • Journal of Systems Architecture: the EUROMICRO Journal
  • Year:
  • 2008

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this contribution, the potential of parallelized software that implements algorithms of digital signal processing on a multicore processor platform is analyzed. For this purpose various digital signal processing tasks have been implemented on a prototyping platform i.e. an ARM MPCore featuring four ARM11 processor cores. In order to analyze the effect of parallelization on the resulting performance-power ratio, influencing parameters like e.g. the number of issued program threads have been studied. For parallelization issues the OpenMP programming model has been used which can be efficiently applied on C-level. In order to elaborate power efficient code also a functional and instruction level power model of the MPCore has been derived which features a high estimation accuracy. Using this power model and exploiting the capabilities of OpenMP a variety of exemplary tasks could be efficiently parallelized. The general efficiency potential of parallelization for multiprocessor architectures can be assembled.