Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor

Authors:
Grigorios Magklis;Greg Semeraro;David H. Albonesi;Steven G. Dropsho;Sandhya Dwarkadas;Michael L. Scott
Affiliations:
Intel;Rochester Institute of Technology;University of Rochester;University of Rochester;University of Rochester;University of Rochester
Venue:
IEEE Micro
Year:
2003

Citing 0
Cited 18

Power reduction techniques for microprocessor systems

ACM Computing Surveys (CSUR)
Effective management of multiple configurable units using dynamic optimization

ACM Transactions on Architecture and Code Optimization (TACO)
Integrated CPU and l2 cache voltage scaling using machine learning

Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Exploring power management in multi-core systems

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Frequency planning for multi-core processors under thermal constraints

Proceedings of the 13th international symposium on Low power electronics and design
A Non-blocking Multithreaded Architecture with Support for Speculative Threads

ICA3PP '08 Proceedings of the 8th international conference on Algorithms and Architectures for Parallel Processing
Design and management of voltage-frequency island partitioned networks-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Energy-Saving DVFS Scheduling of Multiple Periodic Real-Time Tasks on Multi-core Processors

DS-RT '09 Proceedings of the 2009 13th IEEE/ACM International Symposium on Distributed Simulation and Real Time Applications
Integrated CPU cache power management in multiple clock domain processors

HiPEAC'08 Proceedings of the 3rd international conference on High performance embedded architectures and compilers
WiDGET: Wisconsin decoupled grid execution tiles

Proceedings of the 37th annual international symposium on Computer architecture
Energy-efficient scheduling of real-time periodic tasks in multicore systems

NPC'10 Proceedings of the 2010 IFIP international conference on Network and parallel computing
Program phase detection and exploitation

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Towards Adaptive Power-Aware Scheduling for Real-Time Tasks on DVS-Enabled Heterogeneous Clusters

GREENCOM-CPSCOM '10 Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications & Int'l Conference on Cyber, Physical and Social Computing
Static analysis of synchronous programs in signal for efficient design of multi-clocked embedded systems

Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
Rolling-horizon scheduling for energy constrained distributed real-time embedded systems

Journal of Systems and Software
Adaptive energy-efficient scheduling for real-time tasks on DVS-enabled heterogeneous clusters

Journal of Parallel and Distributed Computing
Cost-Aware and SLO-Fulfilling Software as a Service

Journal of Grid Computing
Testing for SoCs with advanced static and dynamic power-management capabilities

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multiple clock domains is one solution to the increasing problem of propagating the clock signal across increasingly larger and faster chips. The ability to independently scale frequency and voltage in each domain creates a powerful means of reducing power dissipation.