Transactional Execution: Toward Reliable, High-Performance Multithreading

Authors:
Ravi Rajwar;James Goodman
Affiliations:
Intel Microarchitecture Research Lab;University of Auckland
Venue:
IEEE Micro
Year:
2003

Citing 0
Cited 9

The atomic manifesto: a story in four quarks

ACM SIGOPS Operating Systems Review
The atomic manifesto: a story in four quarks

ACM SIGMOD Record
Power/performance hardware optimization for synchronization intensive applications in MPSoCs

Proceedings of the conference on Design, automation and test in Europe: Proceedings
An efficient synchronization technique for multiprocessor systems on-chip

MEDEA '05 Proceedings of the 2005 workshop on MEmory performance: DEaling with Applications , systems and architecture
Multi-core parallelization in Clojure: a case study

Proceedings of the 6th European Lisp Workshop
A Domain Specific Language for Composable Memory Transactions in Java

DSL '09 Proceedings of the IFIP TC 2 Working Conference on Domain-Specific Languages
Transactional memory

Journal of Parallel and Distributed Computing
Transactional memories for multi-processor FPGA platforms

Journal of Systems Architecture: the EUROMICRO Journal
Modelling Parallel Quantum Computing Using Transactional Memory

Electronic Notes in Theoretical Computer Science (ENTCS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Although lock-based critical sections are the synchronization method of choice, they have significant performance limitations and lack certain properties, such as failure atomicity and stability. Addressing both these limitations requires considerable software overhead. Transactional Lock Removal can dynamically eliminate synchronization operations and achieve transparent transactional execution by treating lock-based critical sections as lock-free optimistic transactions.