Mapping SysML State Machine Diagram to Time Petri Net for Analysis and Verification of Embedded Real-Time Systems with Energy Constraints

Authors:
Ermeson Carneiro;Paulo Maciel;Gustavo Callou;Eduardo Tavares;Bruno Nogueira
Affiliations:
-;-;-;-;-
Venue:
ENICS '08 Proceedings of the 2008 International Conference on Advances in Electronics and Micro-electronics
Year:
2008

Citing 0
Cited 2

Formal verification of components assembly based on SysML and interface automata

Innovations in Systems and Software Engineering
A formal verification framework for SysML activity diagrams

Expert Systems with Applications: An International Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

The main objective of this paper is to propose a solution for modeling, analysis and verification of embedded real-time systems with energy constraints. For that, we combine functionalities of the SysML models and annotation from MARTE with the advantages of using Time Petri Net. This formalism allows analysis and verification of functional, timing and energy requirements in early phases of the development lifecycle. In order to depict the practically usability of the proposed method, a real-world case study is presented, namely, pulse-oximeter. Experimental results have demonstrated an accuracy of 96% using the proposed formal method in comparison with the values obtained with the hardware platform.