Wire-Speed TCAM-Based Architectures for Multimatch Packet Classification

Authors:
Miad Faezipour;Mehrdad Nourani
Affiliations:
University of Texas at Dallas, Richardson;University of Texas at Dallas, Richardson,
Venue:
IEEE Transactions on Computers
Year:
2009

Citing 0
Cited 6

Field-split parallel architecture for high performance multi-match packet classification using FPGAs

Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures
An ultra high throughput and memory efficient pipeline architecture for multi-match packet classification without TCAMs

Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
Two-level cache architecture to reduce memory accesses for IP lookups

Proceedings of the 23rd International Teletraffic Congress
A new hierarchical packet classification algorithm

Computer Networks: The International Journal of Computer and Telecommunications Networking
A match-line dynamic energy reduction technique for high-speed ternary CAM using dual feedback sense amplifier

Microelectronics Journal
Adaptive blacklist-based packet filter with a statistic-based approach in network intrusion detection

Journal of Network and Computer Applications

Quantified Score

Hi-index	14.98

Visualization

Abstract

Most conventional packet classifiers find only the highest priority filter that matches the arriving packet. However, new networking applications such as network intrusion detection systems and load balancers require all (or the first few) matching packets during classification. In this paper, two TCAM-based architectures for multi-match search are introduced. The first one is a renovated TCAM design that can find all or the first r matches in a packet filter set. The second architecture is a novel partitioning scheme based on filter intersection properties allowing us to use off-the-shelf TCAMs for multi-match packet classification. Our classifier engine finds all matches in exactly one conventional TCAM cycle while reducing the power consumption by at least two orders of magnitude, which is far better than the existing hardware based designs.