Artificial chromosomes embedded in genetic algorithm for a chip resistor scheduling problem in minimizing the makespan

  • Authors:
  • Pei-Chann Chang;Jih-Chang Hsieh;Shih-Hsin Chen;Jun-Lin Lin;Wei-Hsiu Huang

  • Affiliations:
  • Department of Information Management, Yuan Ze University, 135 Yuan Tung Road, Taoyuan 320, Taiwan, ROC and Department of Information Management, Yuan Ze University, Taoyuan 320, Taiwan, ROC;Department of Finance, Vanung University, Chung-Li, Tao-Yuan, Taiwan, ROC;Department of Electronic Commerce Management, Nanhua University, 32 Chungkeng, Dalin, Chiayi 62248, Taiwan, ROC;Department of Information Management, Yuan Ze University, 135 Yuan Tung Road, Taoyuan 320, Taiwan, ROC;Department of Information Management, Yuan Ze University, Taoyuan 320, Taiwan, ROC

  • Venue:
  • Expert Systems with Applications: An International Journal
  • Year:
  • 2009

Quantified Score

Hi-index 12.05

Visualization

Abstract

The manufacturing processes of a chip resistor are very similar to a flowshop scheduling problem only with minor details which can be modeled using some extra constraints; while permutation flowshop scheduling problems (PFSPs) have attracted much attention in the research works. Many approaches like genetic algorithms were dedicated to solve PFSPs effectively and efficiently. In this paper, a novel approach is presented by embedding artificial chromosomes into the genetic algorithm to further improve the solution quality and to accelerate the convergence rate. The artificial chromosome generation mechanism first analyzes the job and position association existed in previous chromosomes and records the information in an association matrix. An association matrix is generated according to the job and position distribution from top 50% chromosomes. Artificial chromosomes are determined by performing a roulette wheel selection according to the marginal probability distribution of each position. Two types of PFSPs are considered for evaluation. One is a three-machine flowshop in the printing operation of a real-world chip resistor factory and the other is the standard benchmark problems retrieved from OR-Library. The result indicates that the proposed method is able to improve the solution quality significantly and accelerate the convergence process.