The memory bus monitor: a new device for developing real-time systems

Authors:
Richard E. Fryer
Affiliations:
Naval Weapons Center, China Lake, California
Venue:
AFIPS '73 Proceedings of the June 4-8, 1973, national computer conference and exposition
Year:
1973

Citing 5
Cited 1

Timesharing system design concepts (McGraw-Hill computer science series)

Timesharing system design concepts (McGraw-Hill computer science series)
Bibliography on Techniques of Computer Performance Analysis

Computer
Measures of Op-Code Utilization

IEEE Transactions on Computers
Measurement of computer systems: an introduction

AFIPS '72 (Fall, part II) Proceedings of the December 5-7, 1972, fall joint computer conference, part II
A programming language for real-time systems

AFIPS '72 (Fall, part II) Proceedings of the December 5-7, 1972, fall joint computer conference, part II

Control Overhead A Performance Metric for Evaluating Control-Unit Designs

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

The memory bus monitor was designed to assist in program development on dedicated computers. A dedicated computer is defined here to be one that is used for only one major application and is available to the programmer in blocks of time as needed to complete the development and checkout of his problem. Because of high cost, few large scale computers can be operated in this manner. However, many medium scale and virtually all minicomputers (including airborne and other process control computers) are operated this way, at least when assembly language code is being written. Most systems classified as real-time also fall in this category.