Evolving Digital Circuits in an Industry Standard Hardware Description Language

  • Authors:
  • Jamie Cullen

  • Affiliations:
  • Artificial Intelligence Laboratory, University of New South Wales, Sydney NSW,

  • Venue:
  • SEAL '08 Proceedings of the 7th International Conference on Simulated Evolution and Learning
  • Year:
  • 2008

Quantified Score

Hi-index 0.00

Visualization

Abstract

Evolutionary Meta Compilation (EMC) is a recent technique that enables unmodified external applications to seamlessly perform target program compilation and fitness evaluation for an Evolutionary Computation system. Grammatical Evolution (GE) is a method for evolving computer programs in an arbitrary programming language using a grammar specified in Backus-Naur Form. This paper combines these techniques to demonstrate the evolution of both sequential and combinational digital circuits in an Industry Standard Hardware Description Language (Verilog) using an external hardware synthesis engine and simulator. Overall results show the successful evolution of core digital circuit components. An extension to GE is also presented to attempt to increase the probability of maintaining an evolved program's semantic integrity after crossover operations are performed. Early results show performance improvements in applying this technique to the majority of the presented test cases. It is suggested that this feature may also be considered for use in the evolution of software programs in C and other languages.