Mapping UML sequence diagram to time petri net for requirement validation of embedded real-time systems with energy constraints

Authors:
Ermeson Andrade;Paulo Maciel;Gustavo Callou;Bruno Nogueira;Carlos Araújo
Affiliations:
Federal University of Pernambuco (UFPE), Recife, PE, Brazil;Federal University of Pernambuco (UFPE), Recife, PE, Brazil;Federal University of Pernambuco (UFPE), Recife, PE, Brazil;Federal University of Pernambuco (UFPE), Recife, PE, Brazil;Federal University of Pernambuco (UFPE), Recife, PE, Brazil
Venue:
Proceedings of the 2009 ACM symposium on Applied Computing
Year:
2009

Citing 3
Cited 3

Towards the Verification of Scenarios with Time Petri-Nets

COMPSAC '00 24th International Computer Software and Applications Conference
Hard real-time tasks' scheduling considering voltage scaling, precedence and exclusion relations

Information Processing Letters
Discrete, Continuous, and Hybrid Petri Nets

Discrete, Continuous, and Hybrid Petri Nets

Modelling UML sequence diagrams with aspect-oriented extended Petri nets

International Journal of Computer Applications in Technology
Object Petri nets marking using UML

International Journal of Computer Applications in Technology
Validation environment of UML2 IOD based on hierarchical coloured Petri nets

International Journal of Computer Applications in Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Requirements validation is a critical task in any embedded real-time system project. Normally, these systems have stringent timing constraints that must be satisfied for the correct functioning, since violation might be catastrophic, such as loss of human lives. In addition, there are systems where energy is another constraint that must also be satisfied. Hence, early detection of potential problems may reduce risks of faults propagations from early specification to the final code. This paper presents the mapping process of UML Sequence diagram into a Time Petri Net with Energy constraints (ETPN) so as to validate timing and energy requirements in early phases of the embedded system development life-cycle. Besides, the estimates obtained from the model are 95% close to the respective measures obtained from the real hardware platform.