Design and FPGA-Implementation of a High Performance Timing Recovery Loop for Broadband Communications

  • Authors:

  • V. Torres;A. Pérez-Pascual;T. Sansaloni;J. Valls

  • Affiliations:

  • Institute of Telecommunications and Multimedia Applications, Polytechnic University of Valencia, Valencia, Spain;Institute of Telecommunications and Multimedia Applications, Polytechnic University of Valencia, Valencia, Spain;Institute of Telecommunications and Multimedia Applications, Polytechnic University of Valencia, Valencia, Spain;Institute of Telecommunications and Multimedia Applications, Polytechnic University of Valencia, Valencia, Spain

  • Venue:
  • Journal of Signal Processing Systems
  • Year:
  • 2009

Quantified Score

Hi-index 0.00

Visualization

Abstract

Timing recovery in communication systems with linear modulations is usually performed with a non-data-aided feedback loop based on a fractional interpolator timing corrector and the Gardner's timing error detector. The contribution of this paper is twofold. First, some design rules are given to predict the behaviour of the loop if pipeline is used. Second, it is shown that pipelining can be used to reduce power consumption in a timing feedback loop. A timing recovery loop has been implemented in an FPGA device and power consumption measures indicates that by including 16 extra registers in the loop the power consumption decreases a 63% and the synchronizer can process up to 66.5 MSPS.