TransMetric: architecture independent workload characterization for transactional memory benchmarks

Authors:
James Poe;Clay Hughes;Tao Li
Affiliations:
University of Florida, Gainesville, FL, USA;University of Florida, Gainesville, FL, USA;University of Florida, Gainesville, FL, USA
Venue:
Proceedings of the 23rd international conference on Supercomputing
Year:
2009

Citing 4
Cited 0

Transactional memory: architectural support for lock-free data structures

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Characterization of TCC on Chip-Multiprocessors

Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques
Performance pathologies in hardware transactional memory

Proceedings of the 34th annual international symposium on Computer architecture
Using Analytical Models to Efficiently Explore Hardware Transactional Memory and Multi-Core Co-Design

SBAC-PAD '08 Proceedings of the 2008 20th International Symposium on Computer Architecture and High Performance Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Transactional memory (TM) has emerged as a parallel programming paradigm for multi-core processors yet there is no standardized set of metrics with which to describe their behavior. In this work, we propose a set of transaction-oriented workload characteristics that can accurately capture the behavior of transactional memory programs. We apply principle component analysis and clustering algorithms to analyze the proposed transactional workload characteristics and show that these characteristics are architecturally independent