Designing multi-socket systems using silicon photonics

Authors:
Scott Beamer;Krste Asanović;Christopher Batten;Ajay Joshi;Vladimir Stojanović
Affiliations:
University of California, Berkeley, CA, USA;University of California, Berkeley, CA, USA;Massachusetts Institute of Technology, Cambridge, CA, USA;Massachusetts Institute of Technology, Cambridge, MA, USA;Massachusetts Institute of Technology, Cambridge, MA, USA
Venue:
Proceedings of the 23rd international conference on Supercomputing
Year:
2009

Citing 4
Cited 1

Leveraging Optical Technology in Future Bus-based Chip Multiprocessors

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Photonic NoC for DMA Communications in Chip Multiprocessors

HOTI '07 Proceedings of the 15th Annual IEEE Symposium on High-Performance Interconnects
Corona: System Implications of Emerging Nanophotonic Technology

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics

HOTI '08 Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects

Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Future single-board multi-socket systems may be unable to deliver the needed memory bandwidth electrically due to power limitations, which will hurt their ability to drive performance improvements. Energy efficient off-chip silicon photonics could be used to deliver the needed bandwidth, and it could be extended on-chip to create a relatively flat network topology. That flat network may make it possible to implement the same number of cores with a greater number of smaller dies for a cost advantage with negligible performance degradation.