Investigating transactional memory performance on ccNUMA machines

Authors:
Ruibo Wang;Kai Lu;Xicheng Lu
Affiliations:
National University of Defense Technology, Changsha, China;National University of Defense Technology, Changsha, China;National University of Defense Technology, Changsha, China
Venue:
Proceedings of the 18th ACM international symposium on High performance distributed computing
Year:
2009

Citing 6
Cited 1

Language support for lightweight transactions

OOPSLA '03 Proceedings of the 18th annual ACM SIGPLAN conference on Object-oriented programing, systems, languages, and applications
Exploiting distributed version concurrency in a transactional memory cluster

Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming
Dynamic performance tuning of word-based software transactional memory

Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming
Software transactional memory for large scale clusters

Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming
DiSTM: A Software Transactional Memory Framework for Clusters

ICPP '08 Proceedings of the 2008 37th International Conference on Parallel Processing
Transactional locking II

DISC'06 Proceedings of the 20th international conference on Distributed Computing

Brief announcement: NUMA-aware transactional memory

Proceedings of the 29th ACM SIGACT-SIGOPS symposium on Principles of distributed computing

Quantified Score

Hi-index	0.01

Visualization

Abstract

Most Software Transactional Memory (STM) research has focused on multi-core processors and small SMP machines; limited research has been aimed at the clusters, leaving the area of big SMP machines unexplored. Big SMP machine usually use Non-Uniform Memory Access (NUMA) to unburden the overloading between CPUs and the memory. In this paper, we evaluate several STM implementations on big SMP machine with cache coherent NUMA (ccNUMA) architecture. We found the remote memory access latency is the key factor influencing the STM performance. We also analyze the different design choices of STM. Finally, we conclude a specific design choice to achieve high performance in this domain.