Transparent multi-core cryptographic support on Niagara CMT Processors

Authors:
James Hughes;Gary Morton;Jan Pechanec;Christoph Schuba;Lawrence Spracklen;Bhargava Yenduri
Affiliations:
Sun Microsystems, Inc., 10 Network Circle, Menlo Park, CA 95025 - USA;Sun Microsystems, Inc., 10 Network Circle, Menlo Park, CA 95025 - USA;Sun Microsystems, Inc., 10 Network Circle, Menlo Park, CA 95025 - USA;Sun Microsystems, Inc., 10 Network Circle, Menlo Park, CA 95025 - USA;Sun Microsystems, Inc., 10 Network Circle, Menlo Park, CA 95025 - USA;Sun Microsystems, Inc., 10 Network Circle, Menlo Park, CA 95025 - USA
Venue:
IWMSE '09 Proceedings of the 2009 ICSE Workshop on Multicore Software Engineering
Year:
2009

Citing 1
Cited 1

Chip Multithreading: Opportunities and Challenges

HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture

International workshop on multicore software engineering (IWMSE 2009)

ICSE '09 COMPANION Proceedings of the 2009 31st International Conference on Software Engineering: Companion Volume

Quantified Score

Hi-index	0.00

Visualization

Abstract

How cryptographic functionality has been implemented and made available in application scenarios has evolved over time. Pure software implementations were the obvious first choice, followed by dedicated hardware devices, be it co-processors or hardware accelerators accessible on the main bus.