An analogue current---mode hardware design proposal for preprocessing layers in ART-based neural networks

Authors:
José-Alejandro López Alcantud;José-Ángel Díaz Madrid;Hans Hauer;Ramón Ruiz Merino
Affiliations:
Dpto. de Electrónica, Tecnología de Computadoras y Proyectos, Universidad Politécnica de Cartagena, Cartagena, SPAIN 30202;Fraunhofer Institute fur Integrierte Schaltungen (ICD-A), Erlangen, Germany 91058;Fraunhofer Institute fur Integrierte Schaltungen (ICD-A), Erlangen, Germany 91058;Dpto. de Electrónica, Tecnología de Computadoras y Proyectos, Universidad Politécnica de Cartagena, Cartagena, SPAIN 30202
Venue:
IWANN '03 Proceedings of the 7th International Work-Conference on Artificial and Natural Neural Networks: Part II: Artificial Neural Nets Problem Solving Methods
Year:
2009

Citing 6
Cited 0

A massively parallel architecture for a self-organizing neural pattern recognition machine

Computer Vision, Graphics, and Image Processing
The ART of Adaptive Pattern Recognition by a Self-Organizing Neural Network

Computer
ARTMAP: Supervised real-time learning and classification of nonstationary data by a self-organizing neural network

Neural Networks
Fuzzy ART: Fast stable learning and categorization of analog patterns by an adaptive resonance system

Neural Networks
Analysis and synthesis of MOS translinear circuits

Analysis and synthesis of MOS translinear circuits
An ART1 microchip and its use in multi-ART1 systems

IEEE Transactions on Neural Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a mixed-signal current-mode chip is implemented using commercial 0.35-m technology. It performs the preprocessing task done by the first neurons layers in ART-based neural networks. Post layout simulations show an acceptable linearity error for such neural systems. The input signal swings from 20 to 50 μA. The circuit operates at a supply voltage of 3.3 V with 200 kHz bandwidth.