An efficient hardware design of an optimal nonstationary filtering system

  • Authors:
  • Srdjan Jovanovski;Veselin N. Ivanovic

  • Affiliations:
  • University of Montenegro, Dept. of Electrical Engineering, 81000 Podgorica, MONTENEGRO;University of Montenegro, Dept. of Electrical Engineering, 81000 Podgorica, MONTENEGRO

  • Venue:
  • ICASSP '09 Proceedings of the 2009 IEEE International Conference on Acoustics, Speech and Signal Processing
  • Year:
  • 2009

Quantified Score

Hi-index 0.00

Visualization

Abstract

The development of a multi-cycle hardware design of a time-varying (TV) filtering system, suitable for real-time implementation on an integrated chip is outlined in this work. Based on results of time-frequency (TF) analysis and the instantaneous frequency (IF) estimation, the proposed design enables multiple detection of the local filter's region of support (FRS) in the observed time-instant, resulting in the efficient filtering of multicomponent FM signals. The proposed design optimizes critical design performances (such as hardware complexity, energy consumption and hardware cost), making it a suitable system for real-time implementation on a chip. The design has been verified by an FPGA (field-programmable gate array) circuit design.