A systematic approach to synthesize data alignment directives for distributed memory machines
Nordic Journal of Computing
On-chip cache hierarchy-aware tile scheduling for multicore machines
CGO '11 Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization
| Hi-index | 0.01 |