The VLSI Design of an Error-Trellis Syndrome Decoder for Certain Convolutional Codes

  • Authors:

  • I S Reed;T L Truong;J M Jensen;I S Hsu

  • Affiliations:

  • -;-;-;-

  • Venue:
  • IEEE Transactions on Computers
  • Year:
  • 1986

Quantified Score

Hi-index 14.98

Visualization

Abstract

In this paper a recursive algorithm using the error-trellis decoding technique is developed to decode certain convolutional codes (CC's). An example, illustrating the VLSI architecture of such a decoder, is given for a dual-k CC. It is demonstrated that such a decoder can be realized readily on a single chip with NMOS technology.