Coarse grain reconfigurable architecture (embedded tutorial)
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Smart Cameras as Embedded Systems
Computer
Subword Parallelism with MAX-2
IEEE Micro
IEEE Transactions on Pattern Analysis and Machine Intelligence
Exploring the Limits of Sub-Word Level Parallelism
PACT '00 Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques
Programmable Stream Processors
Computer
Image Analysis and Mathematical Morphology
Image Analysis and Mathematical Morphology
Evaluating Multi-Object Tracking
CVPR '05 Proceedings of the 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR'05) - Workshops - Volume 03
Hybrid Morphology Processing Unit Architecture for Moving Object Segmentation Systems
Journal of VLSI Signal Processing Systems
Supervised classification for video shot segmentation
ICME '03 Proceedings of the 2003 International Conference on Multimedia and Expo - Volume 1
Automatic Feature-Based Face Scoring in Surveillance Systems
ISM '07 Proceedings of the Ninth IEEE International Symposium on Multimedia
IEEE Transactions on Multimedia
A survey on visual surveillance of object motion and behaviors
IEEE Transactions on Systems, Man, and Cybernetics, Part C: Applications and Reviews
Hardware architecture design of video compression for multimedia communication systems
IEEE Communications Magazine
Face segmentation using skin-color map in videophone applications
IEEE Transactions on Circuits and Systems for Video Technology
Tracking video objects in cluttered background
IEEE Transactions on Circuits and Systems for Video Technology
Cooperative Multitarget Tracking With Efficient Split and Merge Handling
IEEE Transactions on Circuits and Systems for Video Technology
Adaptive Multifeature Tracking in a Particle Filtering Framework
IEEE Transactions on Circuits and Systems for Video Technology
IEEE Transactions on Circuits and Systems for Video Technology
ICME'09 Proceedings of the 2009 IEEE international conference on Multimedia and Expo
Hi-index | 0.00 |
In the next-generation visual surveillance systems, content analysis tools will be integrated. In this paper, to accelerate these tools, it is proposed to integrate a hardware content analysis engine into a smart camera system-on-a-chip (SoC). A smart camera SoC hardware architecture with the proposed visual content analysis engine is first presented. This engine consists of dedicated accelerators and a programmable morphology coprocessor. Stream processing design concept, frame-level pipelining, and subword level parallelism are employed together to efficiently utilize the bandwidth of the system bus and achieve high throughput. The implementation results show that, with 168 K logic gates and 40.63 Kb on-chip memory, a processing speed of 30 640 × 480 frames/s can be achieved, while the operations of video object segmentation, object description and tracking, and face detection and scoring are supported.