Performance Evaluation of Scene Registration and Stereo Matching for Artographic Feature Extraction
IEEE Transactions on Pattern Analysis and Machine Intelligence - Special issue on interpretation of 3-D scenes—part II
An adaptive method for image registration
Pattern Recognition
A survey of image registration techniques
ACM Computing Surveys (CSUR)
IEEE Transactions on Pattern Analysis and Machine Intelligence
Wavelet-based image registration on parallel computers
SC '97 Proceedings of the 1997 ACM/IEEE conference on Supercomputing
Subpixel Image Registration by Estimating the Polyphase Decomposition of Cross Power Spectrum
CVPR '96 Proceedings of the 1996 Conference on Computer Vision and Pattern Recognition (CVPR '96)
High-performance automatic image registration for remote sensing
High-performance automatic image registration for remote sensing
First Evaluation of Parallel Methods of Automatic Global Image Registration Based on Wavelets
ICPP '05 Proceedings of the 2005 International Conference on Parallel Processing
ICIG '07 Proceedings of the Fourth International Conference on Image and Graphics
FAIR: a hardware architecture for real-time 3-D image registration
IEEE Transactions on Information Technology in Biomedicine
Joint MAP registration and high-resolution image estimation using a sequence of undersampled images
IEEE Transactions on Image Processing
A pyramid approach to subpixel registration based on intensity
IEEE Transactions on Image Processing
A contour-based approach to multisensor image registration
IEEE Transactions on Image Processing
Hi-index | 0.00 |
Wavelet-based automated global image registration (WAGIR) is fundamental formost remote sensing image processing algorithms and extremely computation-intensive. With more and more algorithms migrating from ground computing to onboard computing, an efficient dedicated architecture of WAGIR is desired. In this paper, a BWAGIR architecture is proposed based on a block resampling scheme. BWAGIR achieves a significant performance by pipelining computational logics, parallelizing the resampling process and the calculation of correlation coefficient and parallel memory access. A proof-of-concept implementation with 1 BWAGIR processing unit of the architecture performs at least 7.4X faster than the CL cluster system with 1 node, and at least 3.4X than the MPM massively parallel machine with 1 node. Further speedup can be achieved by parallelizing multiple BWAGIR units. The architecture with 5 units achieves a speedup of about 3X against the CL with 16 nodes and a comparative speed with the MPM with 30 nodes. More importantly, the BWAGIR architecture can be deployed onboard economically.