Hardware simulation of an adaptive control algorithm

  • Authors:
  • Shouling He;Xuping Xu

  • Affiliations:
  • The Behrend College, Erie, PA;The Behrend College, Erie, PA

  • Venue:
  • MS '07 The 18th IASTED International Conference on Modelling and Simulation
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes the parallel hardware simulation of an adaptive control algorithm. Currently, many modern control systems are designed based on mathematical models. The developed algorithms normally work well in software simulation. However, when implemented into a real-world system, some algorithms appear vulnerable to external disturbance and model imperfection. In this paper, we introduce a hardware-in-the-loop simulation. The simulation test bed, consisting of a Spartan II FPGA board and a PIC 18F452 microcontroller, is co-implemented using both hardware and software and run in a real-time environment. Simulation result demonstrates the effectiveness of the real-time test bed to evaluate an ADALINE based adaptive control algorithm. Further, it can show some problems in physical implementation of the algorithm.