A Non-subtraction Configuration of Self-similitude Architecture for Multiple-Resolution Edge-Filtering CMOS Image Sensor

Authors:
Norihiro Takahashi;Tadashi Shibata
Affiliations:
Department of (Frontier Informatics/ Electrical Engineering and Information Systems), The University of Tokyo, Tokyo, Japan;Department of (Frontier Informatics/ Electrical Engineering and Information Systems), The University of Tokyo, Tokyo, Japan
Venue:
ICANN '09 Proceedings of the 19th International Conference on Artificial Neural Networks: Part I
Year:
2009

Citing 3
Cited 0

Distinctive Image Features from Scale-Invariant Keypoints

International Journal of Computer Vision
Multiresolution image sensor

IEEE Transactions on Circuits and Systems for Video Technology
An image representation algorithm compatible with neural-associative-processor-based hardware recognition systems

IEEE Transactions on Neural Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

The self-similitude architecture developed in our previous work for multiple-resolution image perception [1] has been transformed into a non-subtraction configuration. In contrast to the previous work, the subtraction operations are entirely eliminated from the computation repertory of processing elements. As a result, the hardware organization of multiple-resolution edge-filtering image sensor has been greatly simplified. In addition, a fully pixel-parallel self-similitude processing has been established without any complexity in the interconnects. A proof-of-concept chip capable of performing four directional edge filtering at full, half and quarter resolutions was designed in a 0.18μ m 5-metal CMOS technology and was sent to fabrication. The performance was verified by circuit simulation (Synosyps NanoSim), showing that the four directional edge filtering at multiple resolutions is carried out at more than 1000 frames/sec. with a clock rate of 500kHz.