Decreasing error floor in LDPC codes by parity-check matrix extensions

  • Authors:
  • Omer Fainzilber;Eran Sharon;Simon Litsyn

  • Affiliations:
  • School of Electrical Engineering, Tel Aviv University, Ramat Aviv, Israel;School of Electrical Engineering, Tel Aviv University, Ramat Aviv, Israel;School of Electrical Engineering, Tel Aviv University, Ramat Aviv, Israel

  • Venue:
  • ISIT'09 Proceedings of the 2009 IEEE international conference on Symposium on Information Theory - Volume 1
  • Year:
  • 2009

Quantified Score

Hi-index 0.00

Visualization

Abstract

High error floors in optimized irregular LDPC codes limit their usage in applications that require low error rates. We introduce new methods for lowering the error floor of LDPC codes, based on enhancing the code's parity-check matrix with additional linearly dependent and independent parity-checks. We prove NP hardness of certain optimization problems related to proposed methods and provide upper bound on the number of parity-checks that need to be added. We show that the proposed methods can lower the error floor of the code significantly, by several orders of magnitude, at negligible or no rate penalty.