Design of an on-line configurable traffic generator for NoC

Authors:
Hai-Hua Wen;Gao-Ming Du;Duo-Li Zhang;Luo-Feng Geng;Ming-Lun Gao;Ying-Chun Chen
Affiliations:
Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China
Venue:
ASID'09 Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communication
Year:
2009

Citing 7
Cited 0

ATM burst traffic generator

GLSVLSI '95 Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95)
Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures

VLSID '01 Proceedings of the The 14th International Conference on VLSI Design (VLSID '01)
A Network Traffic Generator Model for Fast Network-on-Chip Simulation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Traffic generation and performance evaluation for mesh-based NoCs

SBCCI '05 Proceedings of the 18th annual symposium on Integrated circuits and system design
Traffic Configuration for Evaluating Networks on Chips

IWSOC '05 Proceedings of the Fifth International Workshop on System-on-Chip for Real-Time Applications
Design of a High Performance Traffic Generator on Network Processor

DSD '08 Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools
A Reactive and Cycle-True IP Emulator for MPSoC Exploration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Performance evaluation for Network on Chip (NoC) is still a challenging problem. This paper presents the design of an on-line configurable traffic generator (OCTG) that provides a fast and effective traffic generation environment for evaluating the communication performance of Network-on-Chip (NoC). The novelty of the proposed OCTG architecture lies in the fact that it is different from just having some configurable parameters as the conventional design in order to improve its flexibility but it holds out on-line configuration. Parameters are transferred to the configuration engine through JTAG interface, then the configuration engine creates configuration signals to OCTGs to perform online configuration. The OCTG comprises two traffic modes: broadcast transmission (BT) and node to node transmission (NTNT).The OCTG can restart communication immediately without any other operations after completing configuration even when the communication transaction is running. Some communication traffic modes can be exactly emulated by the OCTG, so we can evaluate the NoC communication architecture in different traffic modes or compare the NoC performance with different architectures. Experiments showed that NoC performance with the same architecture in NTNT (node (i, j) to node (j, i)) is better than that in BT. And the XY routing is better than that with odd_even router in BT when the injection rate is more than 0.2. But when the injection rate is less than 0.2, the later is better than the former only in average packet latency.