Remarks on Hardware Implementation of Image Processing Algorithms

Authors:
Marek Wnuk
Affiliations:
Institute of Computer Engineering, Automation and Robotics, Wrocław University of Technology, ul. Janiszewskiego 11/17, 50--372 Wrocław, Poland
Venue:
International Journal of Applied Mathematics and Computer Science - Applied Image Processing
Year:
2008

Citing 0
Cited 2

Local Detection Of Defects From Image Sequences

International Journal of Applied Mathematics and Computer Science - Issues in Fault Diagnosis and Fault Tolerant Control
Hierarchical residue number systems with small moduli and simple converters

International Journal of Applied Mathematics and Computer Science - Semantic Knowledge Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

Image processing in industrial vision systems requires both real-time speed and robustness. Modern computers, which fulfill the first demand, are sensitive to hard industrial environment conditions and require considerable amounts of energy. Programmable logic chips are available, which can realize many simple, still time-consuming operations in a parallel or a pipelined manner. The paper discusses particular features of the pipelined architecture and presents selected techniques of implementing early image processing procedures in hardware.