A pixel-parallel self-similitude processing for multiple-resolution edge-filtering analog image sensors

Authors:
Norihiro Takahashi;Kazuhide Fujita;Tadashi Shibata
Affiliations:
Department of Frontier Informatics, Graduate School of Frontier Sciences, The University of Tokyo, Chiba, Japan;Sony Corporation, Tokyo, Japan and Department of Frontier Informatics, Graduate School of Frontier Sciences, The University of Tokyo, Chiba, Japan;Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan and Department of Frontier Informatics, Graduate School of Frontier Sciences, The University of ...
Venue:
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Year:
2009

Citing 7
Cited 1

Neural Network-Based Face Detection

IEEE Transactions on Pattern Analysis and Machine Intelligence
Example-Based Learning for View-Based Human Face Detection

IEEE Transactions on Pattern Analysis and Machine Intelligence
Smart pixel implementation of a 2-D parallel nucleic wavelet transform for mobile multimedia communications

Proceedings of the conference on Design, automation and test in Europe
Training Support Vector Machines: an Application to Face Detection

CVPR '97 Proceedings of the 1997 Conference on Computer Vision and Pattern Recognition (CVPR '97)
A vision chip for color segmentation and pattern matching

EURASIP Journal on Applied Signal Processing
Multiresolution image sensor

IEEE Transactions on Circuits and Systems for Video Technology
An image representation algorithm compatible with neural-associative-processor-based hardware recognition systems

IEEE Transactions on Neural Networks

A hardware friendly algorithm for action recognition using spatio-temporal motion-field patches

Neurocomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

A pixel-parallel self-similitude computation architecture has been developed for multiple-resolution directional edge filtering based on focal-plane image processing. The self-similitude organization has enabled pixel-by-pixel multiple-resolution image filtering with minimal complexity in interconnects. As a result, it has become possible to accomplish any (1/2)n-resolution directional edge filtering in (n + 2) steps. An analog edge-filtering chip implemented using a switched floating-gate MOS (neuMOS) technology that is capable of performing four-directional edge filtering at full, half, and quarter resolutions was designed and fabricated in a 0.35-µm 3-metal CMOS technology. The concept has been experimentally verified using the fabricated chip, and the four-directional edge filtering at full, half, and quarter resolutions was demonstrated by measurement.