Hoare logic for realistically modelled machine code

Authors:
Magnus O. Myreen;Michael J. C. Gordon
Affiliations:
Computer Laboratory, University of Cambridge, Cambridge, UK;Computer Laboratory, University of Cambridge, Cambridge, UK
Venue:
TACAS'07 Proceedings of the 13th international conference on Tools and algorithms for the construction and analysis of systems
Year:
2007

Citing 13
Cited 17

The verification of low-level code

Software Engineering Journal
Automated proofs of object code for a widely used microprocessor

Journal of the ACM (JACM)
Proof-carrying code

Proceedings of the 24th ACM SIGPLAN-SIGACT symposium on Principles of programming languages
ARM Architecture Reference Manual

ARM Architecture Reference Manual
Separation Logic: A Logic for Shared Mutable Data Structures

LICS '02 Proceedings of the 17th Annual IEEE Symposium on Logic in Computer Science
Proving the correctness of a flight-director program for an airborne minicomputer

SIGMINI '76 Proceedings of the ACM SIGMINI/SIGPLAN interface meeting on Programming systems in the small processor environment
Foundational Proof-Carrying Code

LICS '01 Proceedings of the 16th Annual IEEE Symposium on Logic in Computer Science
A verified operating system kernel

A verified operating system kernel
Types, bytes, and separation logic

Proceedings of the 34th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages
A robust machine code proof framework for highly secure applications

ACL2 '06 Proceedings of the sixth international workshop on the ACL2 theorem prover and its applications
A Compositional Natural Semantics and Hoare Logic for Low-Level Languages

Electronic Notes in Theoretical Computer Science (ENTCS)
Hoare logic for ARM machine code

FSEN'07 Proceedings of the 2007 international conference on Fundamentals of software engineering
A compositional logic for control flow

VMCAI'06 Proceedings of the 7th international conference on Verification, Model Checking, and Abstract Interpretation

A Logic for Virtual Memory

Electronic Notes in Theoretical Computer Science (ENTCS)
Tutorial on Separation Logic (Invited Tutorial)

CAV '08 Proceedings of the 20th international conference on Computer Aided Verification
A Brief Overview of HOL4

TPHOLs '08 Proceedings of the 21st International Conference on Theorem Proving in Higher Order Logics
Separation Logic Tutorial

ICLP '08 Proceedings of the 24th International Conference on Logic Programming
Machine-code verification for multiple architectures: an application of decompilation into logic

Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design
Extensible Proof-Producing Compilation

CC '09 Proceedings of the 18th International Conference on Compiler Construction: Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2009
Hoare logic for ARM machine code

FSEN'07 Proceedings of the 2007 international conference on Fundamentals of software engineering
Using XCAP to certify realistic systems code: machine context management

TPHOLs'07 Proceedings of the 20th international conference on Theorem proving in higher order logics
Trusted source translation of a total function language

TACAS'08/ETAPS'08 Proceedings of the Theory and practice of software, 14th international conference on Tools and algorithms for the construction and analysis of systems
Correctness proofs for device drivers in embedded systems

SSV'10 Proceedings of the 5th international conference on Systems software verification
Validated compilation through logic

FM'11 Proceedings of the 17th international conference on Formal methods
ARMor: fully verified software fault isolation

EMSOFT '11 Proceedings of the ninth ACM international conference on Embedded software
High-level separation logic for low-level code

POPL '13 Proceedings of the 40th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages
The bedrock structured programming system: combining generative metaprogramming and hoare logic in an extensible program verifier

Proceedings of the 18th ACM SIGPLAN international conference on Functional programming
On construction of a library of formally verified low-level arithmetic functions

Innovations in Systems and Software Engineering
Machine code verification of a tiny ARM hypervisor

Proceedings of the 3rd international workshop on Trustworthy embedded devices
A verified information-flow architecture

Proceedings of the 41st ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a mechanised Hoare-style programming logic framework for assembly level programs. The framework has been designed to fit on top of operational semantics of realistically modelled machine code. Many ad hoc restrictions and features present in real machine-code are handled, including finite memory, data and code in the same memory space, the behavior of status registers and hazards of corrupting special purpose registers (e.g. the program counter, procedure return register and stack pointer). Despite accurately modeling such low level details, the approach yields concise specifications for machine-code programs without using common simplifying assumptions (like an unbounded state space). The framework is based on a flexible state representation in which functional and resource usage specifications are written in a style inspired by separation logic. The presented work has been formalised in higher-order logic, mechanised in the HOL4 system and is currently being used to verify ARM machine-code implementations of arithmetic and cryptographic operations.