An Efficient In-Place VLSI Architecture for Viterbi Algorithm
Journal of VLSI Signal Processing Systems
Detector design for half-duplex relay networks in ISI channels
MILCOM'09 Proceedings of the 28th IEEE conference on Military communications
ISRN Communications and Networking
Hi-index | 0.00 |