A generalized hardware implementation of MIMO fading channels

  • Authors:

  • Zhan Zhan;Jiang Jun;Zhang Ping;Wang Xin

  • Affiliations:

  • Key Laboratory of Universal Wireless Communications, Ministry of Education, Beijing University of Posts and Telecommunications, Beijing, P. R. China;Key Laboratory of Universal Wireless Communications, Ministry of Education, Beijing University of Posts and Telecommunications, Beijing, P. R. China;Key Laboratory of Universal Wireless Communications, Ministry of Education, Beijing University of Posts and Telecommunications, Beijing, P. R. China;Cluster 5, Beijing, P. R. China

  • Venue:
  • ISCIT'09 Proceedings of the 9th international conference on Communications and information technologies
  • Year:
  • 2009

Quantified Score

Hi-index 0.00

Visualization

Abstract

Based on Field Programmable Gate Array (FPGA) and General computer platform, a generalized emulator of spatiotemporally correlated Multiple/input multiple/output (MIMO) channel is realized. In detail, a 2×2 MIMO channel emulator, including 24 clusters delay and 20 sub-paths delay per cluster, using 41% of on-chip block memories, 97% of dedicated multipliers, and 53% of configurable slices of Xilinx Virtex-5 XC5VLX330T-2 FPGA, is proposed. Verification of the proposed MIMO channel fading emulator is accomplished by the realization of dynamic Spatial Channel Model (SCM) and Kronecker model. The hardware platform provides powerful tools for performance simulation of the MIMO wireless links, testing of the wireless communication equipment and evaluation of base-band algorithms.