Analysis and Design of Analog Integrated Circuits
Analysis and Design of Analog Integrated Circuits
Foundation of rf CMOS and SiGe BiCMOS technologies
IBM Journal of Research and Development
Protocols and Architectures for Wireless Sensor Networks
Protocols and Architectures for Wireless Sensor Networks
Integrated Circuit Design for High-Speed Frequency Synthesis (Artech House Microwave Library)
Integrated Circuit Design for High-Speed Frequency Synthesis (Artech House Microwave Library)
IBM Journal of Research and Development
| Hi-index | 0.00 |
Local positioning systems significantly enhance the value of wireless sensor networks (WSN). This paper presents an integrated synthesizer for localization using frequency modulated continuous wave (FMCW) radar. The synthesizer is based on a fractional-n phase-locked loop (PLL) architecture. All components of the PLL are carefully designed with respect to their power consumption, and the digital parts are implemented in current-mode logic (CML). The complete synthesizer was manufactured in a 0.18µm SiGe BiCMOS process from IBM, and it consumes only 100mW, achieves a phase noise better than -117 dBc/Hz and has a silicon area of 1.15mm2. Due to its high integration level and its optimized design, the synthesizer achieves low power consumption and low phase noise that make it suitable for precise localization in mobile sensor nodes. Localization measurements in indoor environments with multi-path propagation showed mean distance errors about 10 cm.