A low-cost VLSI architecture for fault-tolerant fusion center in wireless sensor networks

Authors:
Pei-Yin Chen;Li-Yuan Chang;Tsang-Yi Wang
Affiliations:
Digital IC Design Laboratory, Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan;Digital IC Design Laboratory, Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan;Institute of Communications Engineering, National Sun Yat-sen University, Taiwan
Venue:
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Year:
2010

Citing 9
Cited 0

Detecting changes in signals and systems—a survey

Automatica (Journal of IFAC)
Detection of abrupt changes: theory and application

Detection of abrupt changes: theory and application
Distributed Detection and Data Fusion

Distributed Detection and Data Fusion
A wake-up detector for an acoustic surveillance sensor network: algorithm and VLSI implementation

Proceedings of the 3rd international symposium on Information processing in sensor networks
A CMOS ultra low-power and highly efficient UWB-IR transmitter for WPAN applications

IEEE Transactions on Circuits and Systems II: Express Briefs
Fault-tolerant decision fusion via collaborative sensor fault detection in wireless sensor networks

IEEE Transactions on Wireless Communications
Bandwidth management in distributed sequential detection

IEEE Transactions on Information Theory
A survey on sensor networks

IEEE Communications Magazine
Asymptotic results for decentralized detection in power constrained wireless sensor networks

IEEE Journal on Selected Areas in Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

A fault-tolerant distributed decision fusion in the presence of sensor faults via collaborative sensor fault detection (CSFD) was proposed in our previous research [7]. The scheme can identify the faulty nodes efficiently and improve the performance of the decision fusion significantly. It achieves very good performance at the expense of such extensive computations as exponent and multiplication/division in the detecting process. In many real-time WSN applications, the fusion center might be implemented in an ASIC and included in a standalone device. Therefore, a simple and efficient decision fusion scheme requiring lower hardware cost and power consumption is extremely desired. In this paper, we propose the approximated collaborative sensor fault detection (ACSFD) scheme and its VLSI architecture. Given the low circuit complexity, it is suitable for hardware implementation. The ACSFD circuit contains 9265 gates and requires a core size of 368 × 358 µm2 by using TSMC 0.18 µm cell library. It can operate at a clock rate of 102 MHz with a power consumption of 2.516 mW. Simulation results indicate that ACSFD performs better in fault tolerance than the conventional approach.