PAR-APLAC: Parallel Circuit Analysis and Optimization

  • Authors:
  • Eero Pajarre;Tapani Ritoniemi;T. Tenhunen

  • Affiliations:
  • -;-;-

  • Venue:
  • EURO-DAC '92 Proceedings of the conference on European design automation
  • Year:
  • 1992

Quantified Score

Hi-index 0.00

Visualization

Abstract