A FPGA pipelining design method of gradient adaptive lattice joint processor

Authors:
Haibing Qi;Song Sun;Jianlan Feng
Affiliations:
School of Electric and Electronic Information Engineering, Huangshi Institute of Technology, Huangshi, China and Institute of Optoelectronics Science and Engineering, Huazhong University of Scienc ...;School of Electric and Electronic Information Engineering, Huangshi Institute of Technology, Huangshi, China;School of Electric and Electronic Information Engineering, Huangshi Institute of Technology, Huangshi, China
Venue:
CAR'10 Proceedings of the 2nd international Asia conference on Informatics in control, automation and robotics - Volume 2
Year:
2010

Citing 3
Cited 0

Adaptive Filtering: Algorithms and Practical Implementation

Adaptive Filtering: Algorithms and Practical Implementation
Analysis and Application of Gradient Adaptive Lattice Filtering Algorithm

ICCEE '08 Proceedings of the 2008 International Conference on Computer and Electrical Engineering
Performance Analysis of Gradient Adaptive Lattice Joint Processing Algorithm

CAR '09 Proceedings of the 2009 International Asia Conference on Informatics in Control, Automation and Robotics

Quantified Score

Hi-index	0.00

Visualization

Abstract

Pipelining technology can improve clock frequency through shortening the critical path of logic device. However, the complex algorithm of gradient adaptive lattice joint processing (GALJP) results in its lower work clock frequency. A pipeline optimization approach based on the technology of delay leading transfer is proposed. By approximate treatment to the updated weight coefficients and errors in each section of lattice filter and transversal LMS combiner, the critical paths delay of GALJP are reduced greatly. Simulation results show that the work clock frequency of the three-level pipelining filter had increased nearly 30% and it need only additional 60% logic element.