Optimized design of decimator for alias removal in multirate DSP applications

Authors:
Rajesh Mehra;Swapna Devi
Affiliations:
Electronics & Communication Engineering Department, National Institute of Technical Teachers' Training & Research, Chandigarh, UT, India;Electronics & Communication Engineering Department, National Institute of Technical Teachers' Training & Research, Chandigarh, UT, India
Venue:
WAMUS'10 Proceedings of the 10th WSEAS international conference on Wavelet analysis and multirate systems
Year:
2010

Citing 3
Cited 0

Digital Signal Processing

Digital Signal Processing
Synthesis of minimum-area folded architectures for rectangular multidimensional multirate DSP systems

IEEE Transactions on Signal Processing
New methods for computing interpolation and decimation usingpolyphase decomposition

IEEE Transactions on Education

Quantified Score

Hi-index	0.00

Visualization

Abstract

Decimator is an important sampling device used for multi-rate signal processing in wireless communication systems. In this paper optimized decimator has been presented to improve the implementation complexity. The proposed decimator is implemented using Matlab as standard FIR, Half Band FIR and Nyquist FIR by using the multistage design techniques. The performance of different decimator designs is compared in terms of error and hardware requirements. The results show that the performance of all designs is almost identical but their implementation cost varies greatly in terms of hardware requirements. The hardware saving of 49% to 84% can be achieved by using multistage Nyquist decimator design.