A performance evaluation of a general parallel processing model
SIGMETRICS '90 Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems
Multiple feedback queue as a model of general purpose multiprocessor systems
CSC '92 Proceedings of the 1992 ACM annual conference on Communications
Main memory caching of Web documents
Proceedings of the fifth international World Wide Web conference on Computer networks and ISDN systems
Characterizing reference locality in the WWW
DIS '96 Proceedings of the fourth international conference on on Parallel and distributed information systems
SEDA: an architecture for well-conditioned, scalable internet services
SOSP '01 Proceedings of the eighteenth ACM symposium on Operating systems principles
What's next in high-performance computing?
Communications of the ACM - Ontology: different ways of representing the same concept
The state of the art in locally distributed Web-server systems
ACM Computing Surveys (CSUR)
Logically Clustered Architectures for Networked Databases
Distributed and Parallel Databases
Application-level document caching in the Internet
SDNE '95 Proceedings of the 2nd International Workshop on Services in Distributed and Networked Environments
Web Server Software Architectures
IEEE Internet Computing
A multi-threaded PIPELINED Web server architecture for SMP/SoC machines
WWW '05 Proceedings of the 14th international conference on World Wide Web
Evaluating the impact of simultaneous multithreading on network servers using real hardware
SIGMETRICS '05 Proceedings of the 2005 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
| Hi-index | 0.00 |
Design of high-performance servers has become a research thrust to meet the increasing demand of network-based applications. One approach to design such architectures is to exploit the enormous computing power of Multi-Core Processors (MCPs) that are envisioned to become the state-of-the-art in processor architecture. In this paper, we propose a new software architecture model, called SuperScalar, suitable for MCP machines. The proposed SuperScalar model consists of multiple pipelined thread pools, where each pipelined thread pool consists of multiple threads, and each thread takes a different role. The main advantages of the proposed model are global information sharing by the threads and minimal memory requirement due to fewer threads. We have conducted in-depth performance analyses of the proposed scheme along with three prior software architecture schemes (Multi-Process (MP), Multi-Thread (MT) and Event-Driven (ED)) via an analytical model. The performance results indicate that the proposed SuperScalar model shows the best performance across all system and workload parameters compared to the MP, MT and ED models. Although the MT model shows competitive performance with less number of processing cores and smaller data cache size, the advantage of the SuperScalar model becomes obvious as the number of processing cores increases.